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SUMMARY 
In cooperation with the Whirlpool Corporation, the 
research described in this thesis was performed to develop 
a computer controlled system to test an automatic washer 
electronic timer. The purpose of the electronic timer is 
to replace the mechanical timer, now used in all clothes 
washers, with a much more flexible and reliable control 
unit. The principal part of the entire electronic timer 
is a metal oxide semiconductor (MOS), large scale integrated 
circuit developed by North American Rockwell. Because the 
integrated circuit will be used in a mass produced consumer 
item which must be reliable, the washer manufacturer requires 
a system to thoroughly test the integrated circuit in minimum 
time before it goes into the washer. 
The testing system was built around the NOVA 1200 
which is a small general purpose computer. In order to con-
trol and monitor an external device, the computer requires a 
basic interface along with any special interfacing necessary 
to run the device. The purpose of the basic interface is to 
control the flow of data to and from the computer and a parti-
cular external device. The purpose of the special interfacing 
for the MOS device is to translate the input and output levels 
and to provide power and a clock pulse. 
In the automatic washer, the MOS device uses an external 
Vlll 
60 hertz reference frequency as a timing basis to step the 
washer through a preselected cycle which consists of a spe-
cific sequence of functions. Therefore the testing proce-
dure is set up to input every possible cycle and determine 
if the function sequencing and timing is correct. To speed 
the testing, the reference frequency is set at its maximum, 
The computer program provides decision making capabilities 
to check the functions as they change and contains a loop 
to check the time duration of each function. 
The resultant testing system thoroughly and accurately 
tests the MOS device. However, the system is limited because 
of the very long time required to test a device. Since little 
information on the actual device design is available, the 
device can only be tested using the input-output relationships, 
Also the number of different possible cycles is large and the 
reference frequency is limited by internal synchronization 
problems. For example, with the maximum reference frequency 
of 2000 hertz, a 25 minute cycle, one of about 4800 cycles, 
takes 45 seconds to test. Hence, although this system is 
limited, it demonstrates the feasibility of testing the MOS 




In cooperation with the Whirlpool Corporation, the 
research described in this thesis was performed to develop 
a computer controlled system to test an automatic washer 
electronic timer. The purpose of the electronic timer is to 
replace the mechanical timer in the clothes washer with a 
much more flexible and reliable control unit. The project 
to replace the mechanical timer was initiated around the end 
of 1970 and since then the electronic timer has been designed 
and fabricated, and is in the evaluation stage. 
The principal part of the entire electronic timer is a 
metal oxide semiconductor (MOS), large scale integrated cir-
cuit developed by North American Rockwell. Because the inte-
grated circuit will be used in a mass produced consumer item 
which must be reliable, the washer manufacturer requires a 
system to thoroughly test the integrated circuit in minimum 
time before it goes into the washer. Hence, the problem of 
this research was to design and fabricate such a specialized 
testing system. 
History of the Problem 
Although computer controlled integrated circuit testing 
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is not new in general, it is relatively new in the area of 
large volume consumer production. Currently Whirlpool engi-
neers are developing a testing procedure for a much less 
complex integrated circuit used as a timer in the dryer. 
The dryer integrated circuit is now being tested by a logic 
comparator which steps a good device and several test devices 
through all possible inputs and compares the outputs. Although 
the test is monitored automatically, there is no computer con-
trol involved. 
The washer manufacturer is using several minicomputers 
to monitor other types of testing. Life tests on washers, 
dryers, and on individual machine components such as motors 
and switches are monitored by computers which shut the machines 
off in the event of a failure and output information about the 
cause of the failure. Also dryer efficiency tests, in which 
the changing weight of the clothes is measured by a load cell, 
are monitored by a computer which outputs an efficiency curve. 
Hence, most of the computer usage for testing purposes 
is in the area of monitoring rather than controlling. This 
light usage of computers for testing has proved to be efficient 
and economical, and has stimulated interest in a computer con-
trolled test procedure for the MOS integrated circuit washer 
timer. 
Literature Review 
A literature review revealed that nearly all computer 
controlled testing is found in the electronics industry as 
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opposed to the appliance industry or other public type 
consumer goods industry. Of the ten articles used as 
references, four are by employees of large instrumentation 
manufacturers and four are by employees of computer manu-
facturers or computer consulting firms. The instrumenta-
tion manufacturers are naturally very interested in fast, 
economical testing of their components and systems. Since 
this comprises the principal market for computer-aided test-
ing, the computer people cater mainly to them. Therefore, 
there is little available at this time for the appliance 
manufacturer who wants to test components himself, before 
they go into his product. 
The literature did yield some information on computer 
controlled or automated testing in general. Bobroff (1) and 
Gave and Myers (2) compare manual and automatic testing in 
terms of reliability and economy. Clarke (3) gives some 
guidelines for determining when a computer is justified for 
automated testing. McAleer (*0 lists nine factors involved 
in estimating the cost of an automated test program versus 
a manual test program. Again concerning the economics of 
computer controlled testing, Michael (5) and Bobroff (1) 
discuss the advantages of a small dedicated computer over a 
large central processor, including data transmission consi-
derations. 
Fichtenbaum (6) and McAleer (k) emphasize flexibility 
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in setting up for testing many different circuits and systems. 
They talk about instrument programmability and compatibility 
between the computer and the system under test. 
Crook and Blythin (7) set up a scheme for synthesizing 
test patterns to test a device as thoroughly as possible in 
minimum time. However, they admit "the process is sensitive 
to "unusual" logic on which the scheme will fail. The process 
is also very limited in the case of large scale integration. 
Lee (8) discusses the practical aspects of large scale inte-
gration testing and infers how to organize a test for such a 
complex system. 
Since electronic circuitry and devices have become so 
sophisticated, computer controlled testing has become inpera-
tive for high reliability and low cost. The introduction of 
these complex digital devices into appliances and "home" elect-
ronics, has now provided a need for computerized testing in 
the consumer product industry. Not only can the computer 
handle the complexity, but it can store information about 
failure and acceptable performance and it can provide decision 
making capabilities for diagnostics and additional control 
features. Now the appliance manufacturer must also have a 
fast, economical means of testing thousands of complex devices 
whose reliability is very important to his business. 
Background 
The mechanical timer now used in all automatic washers 
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consists of a timing motor which turns several rotary cams, 
The cams are metal disks which operate switches that control 
the different functions of the washer. These functions in-
clude filling with water, agitating, dumping detergent, spin-
ning, and others. Depending on the cycle selected, such as 
whites or delicates, a specific set of cams is placed in posi-
tion to control the cycle.* Because of the set rotational 
speed of the timing motor and the size and number of cams, 
the mechanical timer is rather limited in its timing and con-
trol flexibility. Thus, the need for an electronic timer was 
evident and the integrated circuit technology was available 
to make such a project feasible. 
The electronic timer consists basically of a metal 
oxide semiconductor (MOS) integrated circuit with external 
switches for input or cycle selection and external driver 
circuits which use the outputs of the MOS device to control 
the washer functions. A block diagram of the electronic timer 
as it appears in the washer is shown in Figure 1. More infor-
mation on the electronic timer and on the MOS device is given 
in the appendix. 
The MOS device itself is made up of (1) a counter, 
(2) an oscillator, (3) a read only memory (ROM), and (4) other 
logic necessary to perform the selected functions. Figure 2 
*Notet Throughout this paper, the terms cycle and function 
will be used as given in these examples; a cycle 
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Figure 2. MOS Device Block Diagram 
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shows a block diagram of the MOS device. The purpose of 
each part of the MOS device is as followsi 
(1) The counter is the basis of all function duration 
timing in the device. Using an external reference frequency, 
the counter determines how long a function lasts and there-
fore, when to change to another function. An example would 
be the timing of a two-minute agitation, followed by a one-
minute drain, followed by a four-minute spin, and so on. The 
reference frequency used in the washer is the 60 hertz line 
frequency and the size of the counter permits real time dura-
tions of from a second up to around ten hours. 
(2) The internal oscillator runs at about 75 kilohertz 
and provides a timing reference for obtaining information 
from the external input switches and for internal logical 
operations. The input to the MOS device is coded onto four 
time-shared multiplexed input lines. When the device needs 
input information, the switches are strobed by this oscillator 
signal. 
(3) The read only memory is for the storage of states 
which are needed in certain logical operations. 
(4) The remaining logic, which is a large portion of 
the MOS device, consists of gates and flip-flops which make 
decisions and perform the logical operations to step the 
washer through the proper functions for a particular cycle. 
This logic is dependent on the other three parts of the device 
9 
as well as on the external input switches for information 
concerning timing and function changes. 
The external input switches are multiposition switches 
which select a cycle. These switches tie one of seven strobe 
lines to any combination of the four input lines. The switches 
include a cycle switch, a preparatory cycle switch, and several 
independent switches which can alter a portion of the cycle 
selected and can determine when the washer is full of water 
and off balance. As mentioned before, the MOS device strobes 
these switches to make its decisions on what functions to 
perform. The strobe signal itself is actually a rapidly 
changing impedance level which sinks current just as the out-
puts do, as explained in the next paragraph. 
The purpose of the external driver circuits is to turn 
on and off the valves, solenoids, and indicator lamps accord-
ing to the MOS device outputs. The MOS device has eighteen 
outputs which control all functions of the washer. Each out-
put is similar to an open collector of a transistor with its 
emitter to ground. When the output is "on," meaning an ele-
ment such as a solenoid should be energized, the output goes 
to ground while the "off" state is represented by a high impe-
dance to ground. Since these transistors on the outputs are 
low current devices, an external driver transistor is used 
with each output. This driver transistor supplies current 
to the gate of a triac which switches current to the solenoid 
10 
or other element. Triacs are used as switches because all 
of the washer elements are 110 volt AC elements. Figure 3 
shows how the MOS device is connected to typical input and 
output external circuitry. 
Although the input-output relationships and the general 
layout of the MOS device are known,- the actual logic and cir-
cuit design are not available. This fact limited the possible 





















SYSTEM DESIGN AND CONSTRUCTION 
General Considerations 
The computer used to control the testing of the MOS 
integrated circuit is the NOVA 1200. The NOVA is a small 
general purposes computer requiring a basic interface to 
control an external device. Besides the MOS device to be 
tested, the NOVA is connected, to several other input-output 
devices including a Teletype with paper tape reader and punch, 
a CRT display with keyboard, a line printer, and a magnetic 
tape unit. The interfacing for each external device is simi-
lar and so servicing the testing fixture for the MOS device 
is like servicing the Teletype or any other device. A block 
diagram of the computer with external devices is given in 
Figure k, 
As discussed in Chapter 1, the strobe for input infor-
mation and the output information are both available as chang-
ing impedances with respect to ground. Since the computer 
and basic interface are five volt, transistor-transistor logic 
(TTL), these impedance changes must be translated to true, 
+5 volts, and false, 0 volts, logic levels for interpretation 
by the computer. 





























to meet the following criteria: 
(1) The test procedure should test the MOS device as 
thoroughly as possible, exercising a maximum number of the 
total gates and checking timing. 
(2) The testing should take a minimum amount of time 
without reducing the test effectiveness, 
(3) The test procedure should be flexible so that 
changes in the MOS device or in the requirements of the device 
can be incorporated into the testing. 
The Basic Interface 
The basic interface provides a means by which input 
and output data can be transferred between the computer and 
an external device. The interface allows the computer to 
select a particular device, control the flow of data to and 
from the computer and device, and hold the data for transfer 
at the proper time. These functions are performed in the 
interface by the following networksi 
(1) The control network controls the flow of data in 
and out of the computer and device along a bi-directional 
sixteen-bit data bus. Using four flip-flops and other gates, 
the network tells the computer when the device is ready to 
accept or send out data. It specifies the state of the device, 
whether the device is busy or not, and requests interrupts so 
that data from the device can be put on the data bus. 
(2) The device select network provides selection of a 
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particular external device using a six-bit octal code. When 
a device is to be serviced, its code is sent out on the data 
bus. Using inverters and a six-input AND gate, the network 
for the device recognizes its code and generates a signal to 
place three input and three output buffers on the data bus. 
This signal is anded with signals from the computer to specify 
which buffers should be on line for data transfer. 
(3) Three input buffer networks and three output buffer 
networks hold data until the device is ready to accept or send 
out data. Each buffer holds sixteen bits of data using six-
teen flip-flops. The buffers also contain an AND gate for 
each bit which ands the data with a signal specifying this 
device and a data-in or data-out command from the computer. 
The input buffers hold data from the computer until requested 
by the device. 
A block diagram showing how the networks of the basic 
interface are interconnected with the computer, special inter-
face, and MOS device is shown in Figure 5. Simplified logic 
diagrams of the basic interface networks are shown in Figures 
6, 7, and 8. A more detailed description of the basic inter-
face is given in the NOVA manual (12). 
The basic interface was constructed on eight printed 
circuit cards which plug into a chassis. The eight cards 
include the control card, the device-select card, three input 
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were built around TTL 7^00 series integrated circuits. The 
circuits are powered by a five volt supply included in the 
chassis. The sixteen-bit data bus along with control lines 
are brought in and back out of the chassis through connectors, 
In all there are 50 lines from the computer which are common 
to all external devices. Therefore, the external devices, 
including the MOS device, are connected in a chain or in 
parallel. The chain is terminated in a resistor network as 
specified by the NOVA manual. 
The Special Interface 
In order to control and monitor the performance of the 
MOS device using the computer, a test fixture with special 
interfacing was designed and constructed. Recalling the test 
scheme criteria, a test fixture was needed which would make 
the outputs monitorable, the inputs programmable, and would 
permit testing at a maximum speed. To meet these requirements, 
interfacing was designed to include output level translators, 
input level translators, and a reference clock. 
As described previously, the outputs of the MOS device 
determine which functions of the washer should be "on" and 
which functions should be "off." The "on" state is repre-
sented by a low impedance to ground, 1000 ohms or less, and 
the "off" state by a higher impedance to ground, 10,000 ohms 
or more. Also it is important to note that these impedance 
changes are evident only for a negative current to ground. 
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Therefore to translate these states to five volt logic levels, 
a two transistor circuit was used on each of the eighteen out-
puts. For a visual check and display purposes, a light emit-
ting diode with driver was included on each output. The 
circuit diagram and an explanation is given in the appendix. 
Since the input to the MOS device is simply a combi-
nation of switch closures between the strobes and the four 
input lines, the input level translators were designed to 
sink negative current, just as the strobes do, to represent 
the "on" or closed switch state. The circuit consists of 
three transistors for level translation and an AND gate by 
which the computer can select an input coding. The circuit 
diagram and the translated strobe signal are given in the 
appendix. 
According to the MOS device manufacturer, the refer-
ence frequency should not exceed 2000 hertz due to synchro-
nization problems between the reference frequency and the 
internal oscillator frequency. Therefore a crystal controlled 
clock was designed to run at this maximum frequency to make 
testing as fast as possible. A crystal was used for accuracy 
in determining how long a function lasts and for its low 
drift characteristics. As will be shown later, a counter in 
the computer program is set up to time each function. When 
a function change occurs, the counter is checked against upper 
and lower limits which have been set up previously using the 
crystal reference. This is why a low drift frequency source 
22 
is needed. The circuit itself uses a 100 kilohertz crystal 
and a divide-by-ten and a divide-by-five integrated circuit 
to get the 2000 hertz signal. Again the schematic is shown 
in the appendix. 
Besides the level translators and clock, the special 
interfacing includes a power supply- for the M0S device and 
a simple preset circuit which makes the device come on in the 
correct state. The MOS device supply is -25 volts which is 
also used as Vcc on the first stage of the level translators. 
The AND gates and other stages of the translators are powered 
by the basic interface supply of +5 volts. A block diagram 
of the complete special interface is shown in Figure 9« 
The special interfacing circuitry was constructed on 
a wire-wrap plane of l̂ f-pin, dual-in-line integrated circuit 
sockets. The input and output lines for the MOS device were 
brought out on a connector which plugs into the basic inter-
face chassis. 
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The function of the MOS device within the automatic 
washer dictates the requirements of a test procedure. The 
MOS device is supposed to take an input and step through the 
proper functions for that input at the proper times. There-
fore a test procedure was designed to check the status of 
the device, or check which functions are "on," and to check 
the time duration of each status. 
From the above requirements, a flow chart, shown in 
Figure 10, was made to describe the steps of the computer in 
testing the MOS device. The terms on the flow chart are 
defined as followst 
(1) The cycle is determined by a particular input 
coding which steps the device and washer through certain 
functions. For example, if the "delicate" cycle were selected, 
the washer would fill with warm water, agitate at medium speed, 
add detergent, add bleach, drain, spin spray, and so on. The 
input oodings for the cycles are stored in a buffer in the 
computer and numbered consecutively, hence the cycle number. 
(2) The status is the state of the MOS device outputs, 
either "on" or "off." 
L00P1 
L00P2 
CYC. NO. = 0 
PRST. DEV. 
PRES.ST. = 0 
SEQ. NO. = 0 








CYC. NO. = CYCLE NUMBER 
PRST. DEV. = PRESET DEVICE 
SEQ. NO. = SEQUENCE NUMBER 
CTR. = COUNTER 
PRES. ST. = PRESENT STATUS 
MAX. = MAXIMUM 







CYC. NO. = 
SEQ. NO. = 
STATUS = 
Figure 10. Computer Program Flow Chart (continued on following page) 
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GET DES. ST. 
FROMBUF. 
DES. ST. = DESIRED STATUS 
BUF. = BUFFER 
LIM. = LIMITS 
YES 
ST. ERROR 
CYC. NO. = 
SEQ.I\IO.= 
STATUS = 
DES. ST. = 




CYC. NO. = 
SEQ.NO.= 
STATUS = 
DES. ST. = 
CTR.= 















Figure 10. Computer Program Flow Chart 
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(3) The counter determines how long each status lasts. 
The counter is incremented in a program loop which takes the 
computer about 25 microseconds to execute, 
(k) The present status is the output state just before 
the counter is incremented. The present status is used to 
determine if a status change has occurred. 
(5) The desired status is the desired output state at 
a particular time. 
(6) The sequence number keeps a record of how many 
different stati the MOS device has gone through. For example, 
sequence number one of the "delicate" cycle would be filling 
with warm water in which case the hot and cold water valves 
would be "on" and all other outputs "off." 
(7) The counter limits give a maximum and a minimum 
time for the duration of each status or function. 
(8) Turn-Off is the last output to come "on" in each 
cycle and therefore specifies the end of a cycle. 
The following steps describe basically how the program 
works t 
(1) The program is initialized by setting the present 
status and the incremented quantities to zero. 
(2) A cycle is input to the MOS device. The cycle 
codings are stored in the input cycle buffer. 
(3) The status of the device is read and if no status 
change has occurred, the counter is incremented. Each time 
the counter is incremented, the count is checked against a 
28 
maximum which is slightly greater than the count for the 
longest time duration of any status. If the count is greater 
than the maximum a time overflow error is output. 
(4) If a status change has occurred, the new status 
is checked against the desired status which is stored in the 
desired status buffer. If the new -status is incorrect, a 
status error is output. 
(5) If the new status is correct, the time duration 
of the previous status is checked against upper and lower 
limits which again are stored in buffers. 
(6) If the time duration is out of limits, a time 
error is output. 
(7) If the time duration is within limits, the sequence 
number is incremented and the new status is checked for the 
turn-off state. 
(8) If the turn-off is not "on," then this is the end 
of a sequence but not the end of the cycle and the counter is 
reset to zero, the present status is set equal to the desired 
status, and the status is read again. 
(9) If the turn-off is "on," then this is the end of 
a cycle and the cycle number is incremented and the program 
goes back to the initialization of all quantities except the 
cycle number. 
The complete computer program for the NOVA including 
the input cycle buffer, the desired status buffer, and the 
counter limits buffer for three cycles, is given in the appendix. 
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The desired status and counter limits buffers were generated 
using a good MOS device by putting in all zeroes initially 
and then replacing the zeroes with the desired data each time 
an error was output. For example, the first cycle chosen was 
the "Heavy Fabric" cycle. With all zeroes in the desired status 
buffer, a status error was output immediately upon starting 
the device. Since the error message includes the status when 
the error occurred, this status is put in as the first entry 
in the buffer. Then the program and device are restarted and 
naturally a time error occurs because the first status lasts 
longer than zero counts which is the upper limit. Again the 
time error message tells the correct count, upper and lower 
limits are selected and put into the buffer, and the process 
starts over. The time limits are selected according to the 
device requirements (13) which gives the timing accuracy as 
+ + 
-10# or -10 minutes whichever is less. Whenever an error 
occurs, the program is set up to print out the error on the 
Teletype or line printer and then go to "Debug" which is a 
canned NOVA program providing direct access to the core memory 
locations and to the accumulators,* 
A Sample Test 
The sample test to be described consists of generating 
the desired data buffers for three cycles and of simulating 
errors within these cycles to demonstrate the error detection 
and output. With three cycles, all of the program's routines 
30 
are demonstrated including the test for turn-off, the incre-
menting of the cycle number, and the incrementing of the 
desired data buffer addresses. 
The three cycles tested were the "Heavy Fabric," 
followed by "Short Wash" with "Prewash" and "Gold Water Only," 
followed by "Sanitize." These were chosen because the "Heavy 
Fabric" is fairly long and includes most of the washer func-
tions, "Short Wash" with "Prewash" and "Gold Water Only," 
demonstrates the use of the preparatory cycle with an inde-
pendent control, and "Sanitize" is a short cycle but helps to 
demonstrate the transition from one cycle to another. Figure 
11 shows a flow chart of the washer's operation with the paths 
marked according to the possible cycle selections. The rela-
tionship between the cycle selection switches as they would 
appear on a washer is explained in more detail in the appendix. 
Tables 1, 2, and 3 show the input coding for each cycle 
along with the status for each sequence or function through 
which the MOS device is stepped. By comparing the flow chart 
with the sequences on the table, it can be seen that there are 
many more status changes than is obvious from the flow chart. 
For example, the "Heavy Fabric" cycle included 48 sequences 
or status changes while on the flow chart there are 25 blocks 
to indicate status changes. The difference lies in the fact 
that although several functions or outputs appear to come on 
at the same time, they come on one at a time and the computer, 
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Figure 11. Washer Operation Flow Chart 
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Abbreviations on Flow Chart 
Agit.=Agitate 
Bl.=Bleach 
Cond • C o n d i t i o n e r 
Cus.=Custom 
Cyc.=Cycle 





I n t l k • = I n t e r l o c k 
L.Dry=Line Dry 
Ls t .=Las t 
M=Minute 
Notei The circles and diamonds enclosing numbers on the flow 
chart designate points where the flow chart continues 
on another page. 














Table 1. Cycle 0 Output Sequences 





0 1 2 
Prewash Lamp 
Soak Lamp 
Wash Lamp X X X 
3 ^ 5 
X X X 
6 7 8 
X X X 
9 10 1 1 
X X X 
12 13 Ik 
X X X 
|15 16 17 
X X X 
18 19 20 
X X X 
2 1 
X 
R i n s e Lamp 
2nd R i n s e Lamp 
A g i t a t e X X X X X 




X X X X X 
Motor High 
D e t e r g e n t 
B leach 
X X X 
X 
X 
X X X X 
X X X X X X 
F a b r i c Cond, 
Suds R e t u r n 
Cold Water X 
X X X X X 
X X 




Notet An X indicates that the output is "on" for the corresponding sequence, U) 
MD 
Table 1. Continued 
Sequence Number 
22 23 24 
Prewash Lamp 
Soak Lamp 
Wash Lamp X X X 
25 26 27 28 29 30 31 32 33 3^ 35 36 37 38 39 40 41 42 [43 
Rinse Lamp 
2nd Rinse Lamp 
Agitate 
X X X X X X 
X X 
X X X X X X X X X X X X 1 X 




X X X X X X 




X X X X 
X X X X X X X 
Fabric Cond. 
Suds Return 
Cold Water X X 
X X X X 
X X X 
Hot Water X 
Buzzer 
Turn-Off 
X X X X 
Table 1. Continued 
Sequence Number 




Rinse Lamp X X X X 
2nd Rinse Lamp 
Agitate 





3 Motor Medium 











Table 2. Cycle 1 Output Sequences 
Input = Start, Full, Prewash, Cold Water Only 
Sequence Number 
0 1 2 
Prewash Lamp X X X 
Soak Lamp 
Wash Lamp 
3 ^ 5 
X X X 
6 7 8 
X X X 
9 10 11 
X X X 
12 13 Ik 
X X X 
15 16 17 
X X X 





R i n s e Lamp 
2nd R i n s e Lamp 







X X X X X X 
Motor High 
D e t e r g e n t 
B leach 
X X X X X X X X X 
F a b r i c Cond. 
Suds R e t u r n 




Table 2. Continued 
Sequence Number 
22 23 24 
Prewash Lamp 
Soak Lamp 
Wash Lamp X X X 
25 26 27 
X X X 
28 29 30 
X X X 
|31 32 33 
X X X 
,34 35 36 
X X X 
37 38 39 
X X X 
4 0 4 1 4 2 
X X X 
43 
X 
R i n s e Lamp 
2nd R i n s e Lamp 
A g i t a t e X X X X 




X X X X X X X 
Motor High X X X 
D e t e r g e n t X 
Bleach 
X 
X X X X 
! x X X X X X X X 
F a b r i c Cond. 
Suds R e t u r n 
Cold Water 
X X X X X 




Table 2. Continued 
Sequence Number 




47 48 49 50 51 52 53 5^ 55 56 57 58 59 60 
Rinse Lamp X X X 
2nd Rinse Lamp 
Agitate 
X X X 
X X 














Cold Water X 






Table 3. Cycle 2 Output Sequences 
Input = Start, Full, Sanitize 
Sequence Number 




3 ^ 5 6 7 8 9 
Rinse Lamp 




















transitions. For example, in the first part of the "Heavy 
Fabric" cycle even though the input tells the device that 
the washer is full of water, the hot and cold water outputs 
come on for an instant before the device goes to wash. When 
it does go to wash, first the wash indicator comes on, then 
the agitate and motor medium come on, and finally the deter-
gent comes on. Therefore the device goes through five stati 
whereas the flow chart indicates two, 
To demonstrate the status error detection, two switches 
were put in to break output lines. One breaks the bleach out-
put line and the other breaks the cold water output line. 
Figure 12 illustrates the status error messages output when 
the bleach line was broken during the "Heavy Fabric" cycle 
and when the cold water line was broken before spin spray of 
the "Short Wash" cycle and before the beginning of the "Sani-
tize" cycle. The status error messages are programmed to 
print out the cycle number and sequence number in decimal, 
and the status and desired status in binary. The status and 
desired status indicate the states of the 18 outputs, "1" for 
"on" and "0" for "off." In the error message the right most 
position is Output 1 with the positions numbered consecutively 
going to the left up to Output 18. The functions of the 18 
outputs are as followss 
(1) Prewash Lamp 
(2) Soak Lamp 
(3) Wash Lamp 
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*STATUS ERROR 
CYCLE NO. = +OOOOO 
SEQUENCE N0.= +00006 
STATUS = 000000001000100100 
DESIRED STATUS^ 000000101000100100 
Bleach Off During Heavy Fabric Cycle 
•STATUS ERROR 
CYCLE N0. = +00001 
SEQUENCE N0. = +00037 
STATUS = ,000000001001000100 
DESIRED STATUS = 000100001001000100 
Cold Water Off Before Spin Spray of Short Wash Cycle 
•STATUS ERROR 
CYCLE N0. = +00002 
SEQUENCE N0.= +00000 
STATUS = 000000000000000000 
DESIRED STATUS = 000100000000000000 
Cold Water Off Before Beginning of Sanitize Cycle 
Figure 12, Status Error Messages 
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(4) Rinse Lamp 
(5) 2nd Rinse Lamp 
(6) Agitate 
(7) Spin 
(8) Motor Low 
(9) Motor Medium 
(10) Motor High 
(11) Detergent 
(12) Bleach 
(13) Fabric Conditioner 
(14) Suds Return 
(15) Cold Water 
(16) Hot Water 
(17) Buzzer 
(18) Turn-Off 
Typical time error and time overflow error messages 
are given in Figure 13• These were simulated by setting bad 
limits in the counter limits buffers. The time error messages 
print out the cycle number, sequence number, status, and 
desired status the same as in the status error message. In 
addition, the count of the counter and the upper and lower 
limits are printed out in octal. Because of the length of 
some of the functions, the counter and the limits must be 








HIGH UPPER LIMIT=....000001 
LOW UPPER LIMIT= 020000 
HIGH COUNTER= 000001 
LOW C0UNTER = . 037521 
HIGH LOWER LIMIT=.... 000001 
LOW LOWER LIMIT= 010000 
Low Upper Limit Set Too Low 
•TIME OVERFLOW ERROR 
CYCLE N0. = ,...+00000 
SEQUENCE NO.=...«...+00024 
STATUS = ...... .000000000000000100 
High Counter Maximum Set Too Low 
Figure 13. Typical Time and Time Overflow Error Messages 
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Conclusions 
The results of the sample test proved the workability 
of the computer program and the interfacing. Since the inter-
facing is basic for the MOS device, the computer program is 
straight forward and easily modified. There are no synchro-
nization problems between the computer and device. The error 
messages along with the "Debug" program make errors and incon-
sistencies in status and timing easy to locate. 
In summary, this test system is effective and will 
detect a bad device. Likewise, the sample test pointed out 






The test system as described in this thesis is rather 
limited in its direct application to large scale testing of 
the MOS device. The system is definitely thorough and accu-
rate since it is designed to test every status of every cycle 
and time every status in 25 microsecond increments. However, 
the speed at which a number of devices can be tested with 
this system is very limited, 
First, since the actual design of the MOS device is 
not available, it is assumed that every possible cycle should 
be tested from start to turn-off. Although some functions 
are common to several cycles, as can be seen on the flow 
chart of Figure 11, it is not known if the transition into 
and out of these functions are identical or even if the func-
tions themselves are identical. Hence, every possible combi-
nation of the 10-position cycle switch, the 8-position pre-
paratory cycle switch, and the nine independent switches must 
be tested. The number of possible different cycles comes out 
to about ̂ 800. 
The "Heavy Fabric" cycle, for example, takes about 
25 minutes real time to complete. With 2000 hertz reference, 
the testing takes ^5 seconds. A 45-second test is typical 
for a cycle with no preparatory cycle soak time. However, 
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real time soak times of 1/2, 1, 2, k% and 8 hours are avail-
able which alone would take about 3A, 1 1/2, 3, 6, and 12 
minutes to test. Therefore, the total testing time for all 
cycles of even one device would be prohibitively large. 
Secondly, the time required to generate the desired 
data buffers is also large, although this data is stored and 
has to be generated only once. With this test system, the 
only way to generate the desired data is to run the device as 
described in Chapter III, filling the buffers from the error 
messages. This method gives the correct status and time for 
each status change. The drawback is that after each status 
change and entry of the desired data, the device must be 
restarted and run out again to the next status change. Again 
using the "Heavy Fabric" cycle as an example, the filling of 
the buffers takes about four hours. 
The sample test pointed out several other limitations 
which are not real problems but merely require computer pro-
gram changes. One change was made when the sample test 
revealed that on going from one cycle to the next the MOS 
device should be stopped and restarted after a delay. With-
out the delay and restart, the status after the transition 
is arbitrary. The program was changed such that the preset 
voltage is turned off, the inputs to the MOS device are zeroed, 
and then, after a three second delay, the device is restarted 
at the next cycle. This also increased the testing time. 
A similar situation exists when the MOS device is 
preset at the beginning of any cycle. Since the computer 
execution time of a typical instruction is only 1.35 micro-
seconds, the continuation of the computer program must be 
delayed to let the preset voltage come up before a cycle is 
input. Without this delay the first status is arbitrary. 
A delay of one second was put in after the preset voltage 
was turned on to remedy this problem. Again the testing 
time had to be lengthened* 
Finally, it was noted that, upon switching off an 
output to simulate a status error, the status error message 
contained a status different from that expected. When an 
output is turned off one would expect the incorrect status 
printed out to be the desired status with the corresponding 
output off rather than on. However, if the output turned 
off is the only change from the previous status, then the 
computer does not see a status change and goes on to read 
the next status after the status in which the error actually 
occurredo It is still known that an error has occurred, but 
the exact cause is not obvious. Therefore to make the error 
detection more convenient, the program should be rearranged 
to check the status time duration before the status change 
rather than afterward, such that the computer would recognize 
the extended time duration of the previous correct status. 
Obviously, the big limitations of the test system are 
in testing time0 Several recommendations will be made in 
Chapter V to reduce this problem. 
CHAPTER V 
RECOMMENDATIONS 
The limitations on the MOS device test system were 
shown to be entirely in the areas of test preparation time 
and real testing time. The following recommendations will 
be made to reduce these times to more practical lengthsi 
(1) If the device design and timing information were 
available, the desired data buffers would be known and would 
not have to be generated, 
(2) If the above information were not known, the com-
puter program could be extended to fill the buffers using a 
good device, 
(3) The MOS device could be run synchronously using 
the internal oscillator's signal as the reference which is 
much higher in frequency, 
(*0 Again if the device design were available, the 
external test pins could be used to test each part of the 
device, the read only memory, counter, and logic, separately 
and in minimum time* 
Since the real success in testing the MOS device, 
especially in large scale, depends so much on information 
from the manufacturer, either the manufacturer's test must 
be relied upon or that information must be made available, 
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APPENDIX A 
ELECTRONIC TIMER SCHEMATICS 










Typical Washer Control Element Output Driver Schematic 
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Descriptioni The above circuit is used on the 13 washer con-
trol elements which include solenoids, relays, the motor, and 
a buzzer. When the MOS device output is on or grounded, the 
transistor is forward biased. Current flows through the 120 
ohm current limiting resistor into the gate of the triac to 
turn it on. AC current flows through the triac and the con-
trol element which produces some mechanical action. 
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J£ LIGHT EMITTING DIODE 
10K 
DEVICE Q / \ A / V 
OUTPUT 
6-6V 
Typical Indicator Lamp Output Driver Schematic 
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Descriptioni The above circuit is used on the five indi-
cator "lamps." When the MGS device output is on or grounded, 
the transistor is forward biased and current flows through 
the light emitting diode and the 270 ohm current limiting 
resistor, 
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Power Supply, Preset, and Clock Schematics 
6o 
Descriptioni The power supply is the standard center tapped, 
low voltage transformer with two rectifiers, filter capaci-
tors, and a zener diode for regulation on the -24 volt side. 
The other side, -6 volts, supplies the output driver circuits, 
The push-to-start switch is a dual momentary switch which 
energizes the main power relay to supply 120 VAC to the trans-
former primary. The main power relay holds until the "Turn-
Off Main Power" output of the MOS device comes on at the end 
of a cycle. The push-to-start switch also opens the base 
circuit of the preset transistor. This insures that the 
preset voltage comes up after the main power to the MOS 
device. The clock circuit provides a 60 hertz square wave 
for the MOS device reference, 
6i 
ELECTRONIC TIMER SCHEMATICS 
Continued 
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Control Elements Schematic 
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Descriptioni The above circuit shows the control elements 
which are all 120 VAC elements. The lid switch breaks the 
spin solenoid line, the fill sensor not only indicates water 
level but prevents detergent, fabric conditioner, or bleach 
from going into an empty machine, and the off balance switch 











OUT6-AGITATE GROUND | 
[ OUT5-2IMD RINSE LAMP OUT11-DETERGENT 
0UT4-RINSE LAMP 0UT12-BLEACH 
OUT3-WASH LAMP OUT13-FABRIC COND. 
OUT2-SOAK LAMP 7 /S^~ ^^. 36 
8 JT N. 35 
9 / \ 34 
10 / \ 33 
11 | ] 32 
12 \ / 31 
13 V I 30 
14 \ / 29 







. . . . . 
0UT14-SUDS RETURN 
! OUT1-PRE-WASH LAMP 0UT15-COLD WATER 
_ VPC-(TEST) 0UT18-TURN OFF 
PHI-(TESTSYNC) 0UT17-BUZZER 
INPUT A 0UT16-H0T WATER 
INPUTB STROBE 6 U 
REFERENCE STROBE 5 
VDD2 STROBE 3 
1_ INPUTD STROBE 4 
INPUTC STROBE 0 
VDD1 STROBE 1 
NOT USED STROBE 2 
NOT USED PCO-(TEST) 
NOT USED TSY-(TEST) 
i NOT USED TSX-(TEST) 
6k 













































MOS DEVICE DETAILS 
Continued 
TABLE 1 














Input Line A B C D 
0 0 0 0 
X X 0 0 
X 0 X 0 
0 X X 0 
X X X 0 
0 0 X 0 
0 X 0 X 
X 0 0 X 
0 0 0 X 
X X 0 X 
Notei X - Input tied to corresponding strobe 
0 - Input open 
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MOS DEVICE DETAILS 
Continued 
TABLE 2 





Soak i Hour 
Soak 1 Hour 
Soak 2 Hours 
Soak 4 Hours 
Soak 8 hours 
Input Line A B C D 
0 0 0 
X 0 0 
0 X 0 
X X 0 
0 X X 
0 0 X 
X 0 X 
MOS DEVICE DETAILS 
Continued 
TABLE 3 
Independent Control Encoding 
Strobes 0, 1, 2, 3 and 6 
Function 














Full Sensor (FS) 





I n p u t Line A B c D 
0 0 0 X 
X 0 0 0 
0 X 0 0 
0 0 X 0 
0 0 0 X 
X 0 0 0 
0 X 0 0 
0 0 X 0 
0 0 0 X 
X 0 0 0 
0 X 0 0 
0 0 X 0 
0 0 0 X 
X 0 0 0 
0 0 X 0 
0 0 0 X 
APPENDIX C 
OUTPUT LEVEL TRANSLATOR SCHEMATIC 
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+5VDC o f 








Description! The above circuit is used on the 18 MOS device 
outputs to translate the "on", 1000 ohms to ground, and "off", 
10,000 ohms to gounrd, states of the MOS device to 0 and +5 
volt levels for the computer. When the device output is off, 
Ql is on through the 100K resistor, and the collector of Ql 
is at ground, Q2 is on through the 10K resistor and its col-
lector is also at ground or zero volts. The output to the 
computer is taken at the collector of Q2 and is therefore 
zero volts or off. This output is also connected to an open 
collector NAND gate which drives an LED. With one lead of 
the NAND gate open, current flows through the 180 ohm resis-
tor and the LED only when the collector of Q2 is at +5 volts. 
When the device output is on, Ql is not forward biased and 
its collector is at -2k volts. Now Q2 is reversed biased, 
its collector is at +5 volts, and the output to the computer 
is at +5 volts or on. Also, current flows through the LED 
to turn it on. 
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E = 0 
E = +5 
E=+5 
j i i i i I i 
•  i i i i 
-24 
n 
Descriptioni The circuit is used on the 21 input lines 
(one each on Strobes 0 and 6, four each on Strobes 1, 2, 3, 
and 5» and three on Strobe k) to allow the strobe signals 
to be coded by the computer into cycle selections. The plots 
show the waveforms at points Af B, C, D, and E on the sche-
matic. When an input is to be on, point D sinks current 
from the device input just as the device strobe does. This 
action is controlled by a signal from the computer to the 
NAND gate on the schematic. 
APPENDIX E 
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I CYCLE NO. 
I SEQUENCE NO. 
J HIGH PRESENT STATUS 
JLOW PRESENT STATUS 
JHIGH STATUS 
JLOW STATUS 
JHIGH DESIRED STATUS 
JLOW DESIRED STATUS 
ITURN OFF CHECK 
JINPUT CYCLE ADD. 
J READ STATUS ADD. 
I INCREMENT SEQUENCE NO. ADD. 
J TIME OVERFLOW ERROR ADD. 
I STATUS CHANGE 
I STATUS ERROR ADD. 
JTIME ERROR ADD. 
J DESIRED STATUS BUF. ADD. 
JL00P1 ADD. 
JL00P2 ADD. 
I RETURN 1 
;RETURN2 
J DEBUG ADD. 
J INPUT CYCLE BUFFER ADD. 
JHIGH COUNTER 
JLOW COUNTER 
IHIGH COUNTER MAXIMUM 
JLOW COUNTER MAXIMUM 
J NO STATUS CHANGE ADD. 
JHIGH UPPER COUNTER LIMIT 
JLOW UPPER COUNTER LIMIT 
JHIGH LOWER COUNTER LIMIT 
JLOW LOWER COUNTER LIMIT 
JUPPER LIMIT BUFFER ADD. 
JLOWER LIMIT BUFFER ADD. 
JSTATUS PRINT SUB. ADD. 




J DELAY 1 
JDELAY2 
J DESIRED STATUS BUF. START ADD. 
J INPUT CYCLE BUF. START ADD. 
JUPPER LIMITS BUF. START ADD. 
JLOWER LIMITS BUF. START ADD. 
0*0 JAC0=0 
0#CN JCYCLE NO.=0 
0,40 JgERO HIGH INPUT 
0/40 JKERO LOW INPUT 
0#DLAY1 JAC0=DELAY1 
§,SDE2 J DELAY 3 SECONDS 
0/DSBA1 JAC0=DES. STATUS BUF. START 
0,DSBA JDES. STATUS BUF,*START ADD. 
0#ICBA1 JAC0=INPUT CYC BUF. START 
0,ICBA J INPUT CYC. BUF. = START ADD. 
0#ULBAl JAC0=UPPER LIM. BUF. START 
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03013 040140 STA 0*ULBA (UPPER LIM. BUF. = START ADD. 
03014 020154 LDA 0*LLBA1 (AC0=LOWER LIM. BUF. START 
03015 040141 STA 0*LLBA (LOWER LIM. BUF.=START ADD. 
03016 102400 LOOPll SUB 0*0 »AC0=0 
03017 040101 STA 0*SN ISEQUENCE NO.»0 
03020 040127 STA 0*HCT (HIGH COUNTER=0 
03021 040130 STA 0*LCT JLOW COUNTER=0 
03022 040102 STA 0*HPST (HIGH PRESENT STATUS-0 
03023 040103 STA 0*LPST rLOW PRESENT STATUS=0 
03024 040104 STA 0*HST (HIGH STATUS=0 
03025 040105 STA 0*LST (LOW STATUS=0 
03026 040106 STA 0*HDST (HIGH DESIRED STATUS=0 
03027 040107 STA 0*LDST (LOW DESIRED STATUS=0 
03030 040134 STA 0*HUL IHIGH UPPER COUNTER LIMIT=0 
03031 040135 STA 0*LUL PLOW UPPER COUNTER LIMIT=0 
03032 040136 STA 0*HLL (HIGH LOWER COUNTER LIMIT=0 
03033 040137 STA 0*LLL (LOW LOWER COUNTER LIMIT=0 
03034 006111 JSR 0*ICA (INPUT CYCLE SUB. 
03035 006112 L00P2i JSR 8*RSA (READ STATUS SUB. 
03036 006113 STCH: JSR 9* ISA j [INCREMENT SEQUENCE SUB. 
03037 020130 NSCH: LDA 0*LCT 1 IAC0=LOW COUNTER 
03040 024132 LDA 1*LCTM J IAC1=L0W COUNTER MAXIMUM 
03041 106414 SUB# 0* 1*SER j U S LO CTR.=LO CTR. MAX. 
03042 000415 JMP ILCT j INO* JUMP TO INC. LO CTR. 
03043 102400 SUB 0*0 (YES* AC0=0 
03044 040130 STA 0*LCT (LOW COUNTERS 
03045 010127 ISZ HCT (INCREMENT HIGH COUNTER 
03046 020130 RET» LDA 0*LCT J (AC0=LOW COUNTER 
03047 024132 LDA l*LCTM 1 (AC1=L0W COUNTER MAXIMUM 
03050 L06414 SUB# 0* 1*SZR U S LO CTR.=LO CTR. MAX. 
03051 000764 JMP L00P2 INO* RETURN 
03052 020127 LDA 0*HCT (YES* AC0=HIGH COUNTER 
03053 024131 LDA 1*HCTM (AC1=HIGH COUNTER MAXIMUM 
03054 106414 SUB# 0* 1*S2R U S HI CTR.=HI CTR. MAX. 
03055 000760 JMP L00P2 ' INO* RETURN 
03056 006114 JSR 8*T0£A (YES* TIME OVERFLOW ERROR 
03057 010130 ILCTl IS2 LCT (INCREMENT LOW COUNTER 
03060 000766 JMP RET (RETURN 
;INPUT CYCLE SUBROUTINE 
03061 054123 ICt STA 3*RET1 tRETURNi=AC3 
03062 030126 LDA 2*ICBA j IAC2=INPUT CYCLE BUFFER 
03063 020146 LDA 0*PRST j IAC0=PRE:SET 
03064 062040 DOB 0*40 J (SEND PRESET TO DEVICE 
03065 020150 LDA 0*DLAY2 J (AC0=DELAY2 
03066 006057 JSR ©*SDE2 j (DELAY I SECOND 
03067 020100 LDA 0*CN J (AC0=CYCLE NO. 
03070 101120 M0V2L 0*0 J (MULTIPLY CN BY 2 
03071 113000 ADD 0*2 J l AC0+AC2 
03072 021000 LDA 0*0*2 J AC0=HIGH INPUT 
03073 025001 LDA 1*1*2 J (AC1=L0W INPUT 
03074 101005 MOV 0*0* SNR , (IS AC0=0 
03075 002125 JMP ©*DEBA 1 YES* JUMP TO DEBUG 
03076 061040 DOA 0*40 J NO* SEND HIGH INPUT TO DEVICE 
03077 066040 DOB 1*40 j SEND LOW INPUT TO DEVICE 















































































































































































0,40 J GET HIGH STATUS FROM DEVICE 
1,40 JGET LOW STATUS FROM DEVICE 
0,HST J HIGH STATUS=AC0 
1,LST JLOW STATUS=AC1 
2,HPST JAC2=HIGH PRESENT STATUS 
3,LPST JAC3=L0W PRESENT STATUS 
0,2,SZR J IS HI STATUS=HI PRES. STATUS 
©, STCHA JNO, STATUS CHANGE 
1,3,SZR JYES, IS LO STAT.=LO PRES. STAT. 
8,STCHA J NO, STATUS CHANGE 
8,NSCHA JYES, RETURN 
QUENCE SUBROUTINE 
3,RET2 JRETURN2=AC3 
JAC2=DESIRED STATUS BUFFER 
JAC0=SEQUENCE NO. 
JMULTIPLY SN BY 2 
JAC0+AC2 
!AC0=HIGH DESIRED STATUS 
JAC1=L0W DESIRED STATUS 
JHIGH DESIRED STATUS=AC0 
JLOW DESIRED STATUS=AC1 
JAC2=HIGH STATUS 
JlAC3=L0W STATUS 
0,2,SZR JtIS HI STATUS=HI DES. STATUS 
§,STEA JtNO, STATUS ERROR 
1,3,SZR JYES,IS LO STAT.=LO DES. STAt. 
JNO, STATUS ERROR 
JYES, AC2=UPPER LIM. BUF. ADD. 
JAC0=SEQUENCE NO. 
JMULTI PLY SN BY 2 
JAC0+AC2 
JAC0=HIGH UPPER COUNTER LIMIT 
JACl=LOW UPPER COUNTER LIMIT 
JHI6H UPPER COUNTER LIMIT=AC0 
JLOW UPPER COUNTER LIMIT=ACt 
JAC2=L0WER LIMITS BUFFER ADD. 
JAC0=SEQUENCE NO. 
JMULTIPLY SN BY 2 
IAC0+AC2 
IAC0=HIGH LOWER COUNTER LIMIT 
I. AC I *LOW LOWER COUNTER LIMIT 
IHIGH LOWER COUNTER LIMIT=AC0 
ILOW LOWER COUNTER LIMIT=ACl 
JAC0-HIGH COUNTER 
JAC1=HIGH UPPER COUNTER LIMIT 
1,0,SZC JIS HI UPPER CTR. LIM.>HI CTR. 
CHEQl JNO, CHECK EQUALITY 1 































1,0,SZR U S HI UPPER CTR. LIM.=HI CTR. 
8,TEA JNO, TIME ERROR 
0,LCT JYES, AC0=LOW COUNTER 
1,LUL JACl=LOW UPPER COUNTER LIMIT 
1,0,SZC JIS LO UPPER CTR. LIM.>=LO CTR. 
8,TEA JNO, TIME ERROR 
0,HCT JYES, AC0=HIGH COUNTER 
l,HLL. JAC1-HIGH LOWER COUNTER LIMIT 
0,1,SZC JIS HI CTR.>HI LOWER CTR. LIM. CHE 02 
0,LST 
NO, CHECK EQUALITY 2 
JYES, AC0=LOW STATUS 
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03173 024110 LDA 
03174 107404 AND 
03175 000412 JMP 
03176 010101 ISZ 
03177 020106 LDA 
03200 024107 LDA 
03201 040102 STA 
03202 044103 STA 
03203 102400 SUB 
03204 040127 STA 
03205 040130 STA 
03206 002122 JMP 
03207 102400 ICN: SUB 
03210 061040 DOA 
03211 062040 DOB 
03212 020147 LDA 
03213 006057 JSR 
03214 010100 ISZ 
03215 020120 LDA 
03216 024101 LDA 
03217 125120 MOVZL 
03220 107000 ADD 
03221 125400 INC 
03222 125400 INC 
03223 044120 STA 
03224 020140 LDA 
03225 024101 LDA 
03226 125120 MOVZL 
03227 107000 ADD 
03230 125400 INC 
03231 125400 INC 
03232 044140 STA 
03233 020141 LDA 
03234 024101 LDA 
03235 125120 MOVZL 
03236 107000 ADD 
03237 125400 INC 
03240 125400 INC 
03241 044141 STA 
03242 002121 JMP 
03243 122414 CHEQ2I SUB# 
03244 006117 JSR 
03245 020130 LDA 
03246 024137 LDA 
03247 106032 ADCZ# 
03250 006117 JSR 
03251 000721 JMP 
l*OFF 















































I I S TURN-OFF OFF 
JNQ, JUMP TO INCREMENT CYCLE NO. 
JYES* INCREMENT SEQUENCE NO. 
AC0=HI6H DESIRED STATUS 
JAC1=L0W DESIRED STATUS 
JHIGH PRESENT STATUS=AC0 




J RETURN TO L00P2 
JAC0=0 
JZERO HIGH INPUT 
J2ER0 LOW INPUT 
JAC0=DELAY1 
J DELAY 3 SECONDS 
J INCREMENT CYCLE NO. 
JAC0=DESIRED STATUS BUFFER ADD. 
JACUSEQUENCE NO. 
JAC0+AC1 
J INCREMENT AC1 
J INCREMENT AC1 
JDESIRED STATUS BUFFER ADD.=AC1 




J INCREMENT AC1 
JUPPER L I M I T BUFFER ADD.=AC1 
JAC0=LOWER L I M I T BUFFER ADD. 
lAClsSEQUENCE NO. 
JAC0+AC1 
J INCREMENT AC1 
JINCREMENT AC1 
JLOWER LIMIT BUFFER ADD.=AC1 
JRETURN TO LOOP1 
J IS HI CTR.-KI LOWER CTR. LIM. 
JNO* TIME ERROR 
IYES* AC0=LOW COUNTER 
JAC1=L0W LOWER COUNTER LIMIT 
IS LO CTR.>=LO LOWER CTR. LIM. 
JNO* TIME ERROR 
J YES*RETURN TO COUNTER OK 
78 
J ERROR SUBROUTINES 
03252 006043 TOE: JSR e#SBT 
03253 003365 MES1 
03254 006043 JSR S*SBT 
03255 003402 MES2 
03256 024100 LDA l»CN 
03257 006053 JSR 6, BIND 
03260 006043 JSR ©>SBT 
03261 003417 MES3 
03262 024101 LDA 1>SN 
03263 006053 JSR §,BIND 
03264 006043 JSR §, SBT 
03265 003434 MES4 
03266 006142 JSR e#STPA 
03267 006062 JSR e,spcL 
03270 002125 JMP 8,DEBA 
03271 006043 STE: JSR SJSBT 
03272 003451 MESS 
03273 006043 JSR §, SBT • 
03274 003402 MES2 
03275 024100 LDA 1,CN 
03276 006053 JSR • >BIND 
03277 006043 JSR &, SBT 
03300 003417 MES3 
03301 024101 LDA l*SN 
03302 006053 JSR 9, BIND 
03303 006043 JSR 9, SBT 
03304 003434 MES4 
03305 006142 JSR 8,STPA 
03306 006400 JSR 9>S8T 
03307 003462 MES6 
03310 006143 JSR 8#DSTPA 
03311 006062 JSR 8,SPCL 
03312 002125 JMP 8,DEBA 
03313 006043 TEl JSR 9, SBT 
03314 003477 MES7 
03315 006043 JSR &, SBT 
03316 003402 MES2 
03317 024100 LDA l*CN 
03320 006053 JSR 9, BIND 
03321 006043 JSR 9, SBT 
03322 0034t7 MES3 
03323 024101 LDA 1*SN 
03324 006053 JSR 9, BIND 
03325 006043 JSR 9, SBT 
03326 003434 MES4 
03327 006142 JSR 8,STPA 
03330 006043 JSR 9, SBT 
03331 003462 MES6 
03332 006143 JSR 9,DSTPA 
03333 006043 JSR §*SBT 
03334 003507 MES8 
03335 024134 LDA 1,HUL 
03336 006052 JSR 9, BINO 
03337 006043 JSR 8, SBT 
03340 003524 MES9 
03341 024135 LDA 1*LUL 
03342 006052 JSR 9#BIN0 
03343 006043 JSR §#SBT 
03344 003541 MES10 
I BLOCK TRANSFER SUB. 
JMESSAGE 1 
*AC1=CYCLE NO. 
J BINARY TO DECIMAL SUB. 
|AC1=SEGUENCE NO. 
JSTATUS PRINT SUB. 
*PRINT#CR# LF SUB. 
1 DEBUG SUB. 
JAC1=CYCLE NO. 
lACl=SEQUENCE NO. 
ySTATUS PRINT SUB. 
I DESIRED STATUS PRINT SUB. 
JAClsCYCLE NO. 
;ACt=SEQUENCE NO. 
I STATUS PRINT SUB. 
JDESIRED STATUS PRINT SUB. 
JAC1=HIGU UPPER COUNTER LIMIT 
tBINARY TO OCTAL SUB. 
JAC1=L0W UPPER-COUNTER LIMIT 
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03345 024127 LDA UHCT ;AC1=HIGH COUNTER 
03346 006052 JSR 9,BINO 
03347 006043 JSR §*SBT 
03350 003556 MESH 
03351 024130 LDA 1*LCT JAC1=L0W COUNTER 
03352 006052 JSR e,BINO 
03353 006043 JSR §*SBT 
03354 003573 MES12 
03355 024136 LDA 1>HLL JAC1=HIGH LOWER COUNTER 
03356 306052 JSR §#BINO 
03357 006043 JSR 8>SBT 
03360 003610 MES13 
03361 024137 LDA 1>LLL JACl=LOl! LOWER COUNTER 1 
03362 006052 JSR §,BINO 














03365 005015 MESl: »TXT/< 15><12> 
03366 020040 
03367 052052 *T 
03370 04651 1 IM 
03371 020105 E 
03372 353117 OV 
03373 051105 ER 
03374 046106 EL 
03375 053517 OW 
03376 042440 E 
03377 051122 RR 
03400 05U17 OR 
03401 000000 / 
03402 005015 MES2: •TXT/< 15><12> 
03403 020040 
03404 054503 CY 
03405 046103 CL 
03406 020105 E 
03407 047516 NO 
03410 036456 • — 
03411 027056 • « 
03412 027056 • • 
03413 027056 * • 
03414 027 056 » • 
03415 027056 • • 
03416 000000 / 
03417 005015 MES3t •TXT/< 15><12> 
03420 020040 
03421 042523 Sfi 
03422 052521 QU 
03423 047105 EN 
03424 042503 CE 
03425 047040 N 
03426 027117 0. 
03427 027075 — • 
03430 027056 • • 
LIMIT 
LIMIT 
03431 027056 * • 
03432 027056 • • 
03433 000000 / 
03434 005015 MES4: 
03435 020040 
03436 052123 ST 
03437 052101 AT 
03440 051525 US 
03441 027075 = . 
03442 027356 • « 
03443 027056 • • 
03444 027056 • * 
03445 027056 • • 
03446 027056 • • 
03447 027056 • • 
03450 000056 ./ 
•TXT/<15><12> 
03451 005015 MES5: 
03452 020040 
03453 051452 *S 
03454 040524 TA 
03455 052524 TU 
03456 020123 S 
03457 051105 ER 
03460 047522 RO 
03461 000122 R/ 
.TXT/<15><12> 
03462 005015 MES6: 
03463 020040 
03464 042504 DE 
03465 044523 SI 
03466 042522 RE 
03467 020104 D 
03470 052123 ST 
03471 052101 AT 
03472 051525 US 
03473 027075 = • 
03474 027056 • • 
03475 027056 • • 
03476 000056 ./ 
03477 005015 MES7: 
03500 020043 
03501 052052 *T 
03502 046511 IM 
03503 020105 E 
03504 051105 ER 
03505 047522 RO 
03506 000122 R/ 
.TXT/<15><12> 
.TXT/<15><12> 
03507 005015 MESS* 
03510 020040 
03511 044510 HI 
03512 044107 GH 
03513 052440 U 
03514 050120 PP 
03515 051105 ER 
03516 046040 L 
03517 046511 IM 
.TXT/<15><12> 
03520 052111 IT 
03521 027075 =. 
03522 027056 .• 
03523 000056 ./ 
03524 005015 MES9: 
03525 020040 
03526 047514 LO 
03527 020127 W 
03530 050125 UP 
03531 042520 PE 
03532 020122 R 
03533 044514 LI 
03534 044515 MI 
03535 036524 T= 
03536 027056 • • 
03537 027056 • * 
03540 000056 ./ 
03541 005015 MES10I 
03542 020040 
03543 044510 HI 
03544 044107 GH 
03545 041440 C 
03546 052517 OU 
03547 052116 NT 
03550 051105 ER 
03551 027075 — • 
03552 027056 • • 
03553 027056 • • 
03554 027056 • • 
03555 000056 ./ 
.TXT/<15><12> 
.TXT/<15><12> 
03556 005015 MESll: 
03557 020040 
03560 047514 LO 
03561 020127 W 
03562 047503 CO 
03563 047125 UN 
03564 042524 TE 
03565 036522 R= 
03566 027056 .. 
03567 027056 
03570 027056 .. 
03571 027056 .. 
03572 000056 ./ 
.TXT/<15><12> 
03573 005015 M£S12: 
03574 020040 
03575 044510 HI 
03576 044107 GH 
03577 046040 L 
03600 053517 OW 
03601 051105 ER 
03602 046040 L 
03603 046511 IM 
03604 0521 11 IT 
03605 027075 =. 
03606 027056 •• 
03607 000056 ./ 
.TXT/<15><12> 
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03610 005015 MES13: 
03611 020040 
03612 047514 LO 
03613 020127 W 
03614 047514 LO -
03615 042527 WE 
03616 020122 R 
03617 044514 LI 
03620 044515 MI 
03621 036524 T= 
03622 027056 .. 
03623 027056 •• 





































I STATUS PRINT AND DESIRED STATUS PRINT SUBROUTINES 
STP: STA 3*RET3 JRETURN3=AC3 
1,LST JACl=LOW STATUS 
0,ASC0 • *AC0=ASC0 
2 ,C2 >AC2=C2 
2 , l,SZR U S AC2=AC1 













































2 , 1,SZR I I S ACeaACl 
0 , 0 I.NO* INCREMENT AC0 
8 ,STT0 JYES* JUMP TO TELETYPE OUT SUB. 
l ,HST I A C U H I G H STATUS 
§,SBNP iBINARY PRINT SUB. 
8,RET3 ;RETURN 
3,RET4 *RETURN4=AC3 
1,LDST J.ACl=LOW DESIRED STATUS 
0,ASC0 ;AC0=ASC0 
2 ,C2 . ;AC2=C2 
2 , 1 , S Z R J I S AC2=AC1 
0 , 0 JNO, INCREMENT AC0 




j.ACl=LOW DESIRED STATUS 
;AC0=ASC0 
2,1,SZR ilS AC2=AC1 
0,0 |NO, INCREMENT AC0 
8,STT0 JYES, JUMP TO TELETYPE OUT SUB. 
1,HDST iACl=HIGH DESIRED STATUS 
e,SBNP fBINARY PRINT SUB. 
§,RET4 JRETURN 
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J INPUT CYCLE BUFFER 
03667 000024 ICB: 24 tSTART, FULL 
03670 000043 43 1 PRESETj HEAVY FABRIC 
03671 030024 30024 1 START, FULL/ PREWASH 
03672 000042 42 JPRESETJ SHORT WASH 






I DESIRED STATUS BUFFER 
03705 000004 DSBt 4 
03706 000000 0 
03707 140004 140004 
03710 000000 0 
03711 000004 4 
03712 000000 0 
03713 001044 1044 
03714 000000 0 
03715 003044 3044 
03716 000000 0 
03717 001044 1044 
03720 000000 0 
03721 005044 5044 
03722 000000 0 
03723 004004 4004 
03724 000000 0 
03725 004204 4204 
03726 000000 0 
03727 004004 4004 
03730 000000 0 
03731 000004 4 
03732 000000 0 
03733 020004 20004 
03734 000000 0 
03735 021004 21004 
03736 000000 0 
03737 020004 20004 
03740 000000 0 
03741 020204 20204 
03742 000000 0 
03743 020004 20004 
03744 000000 0 
03745 000004 4 
03746 000000 0 
03747 001104 1104 
03750 000000 0 . . 
03751 141104 141104 
03752 000000 0 
03753 001104 1104 
03754 000000 0 
03755 141104 141104 
03756 000000 0 
03757 001104 1104 
03760 000000 0 . 
03761 141104 141104 
03762 000000 0 
03763 001104 1104 
03764 000000 0 
03765 000004 4 
03766 000000 0 
03767 oe00i0 10 
COLD WATER ONLY 
03770 000000 0 
03771 140010 140010 
03772 000000 0 
03773 000010 10 
03774 000000 0 
03775 001050 1050 
03776 000000 0 
03777 013050 13050 
04000 000000 0 
04001 012010 12010 
04002 000000 0 
04003 012210 12210 
04004 000000 0 
04005 012010 12010 
04006 000000 0 
04007 000010 10 
04010 000000 0 . 
04011 001010 1010 
04012 000000 0 
04013 000010 10 
04014 000000 0. 
04015 000210 210 
04016 000000 0 
04017 000010 10 
04020 000000 0. 
04021 001110 1110 
04022 000000 0 ... 
04023 141110 141110 
04024 000000 0 . 
04025 001110 1110 
04026 000000 . 0 . 
04027 141110 141110 
04030 000000 0 
04031 001110 1110 
04032 000000 0 . 
04033 141110 141110 
04034 000000 0 . 
04035 001110 1110 
04036 000000 0 
04037 000010 10 
04040 000000 0 
04041 000010 10 
04042 000001 1 
04043 000010 10 
04044 000002 2 
04045 000001 1 
04046 000000 0 
04047 040001 40001 
04050 000000 0 
04051 000001 1 
04052 000000 0 
04053 001041 1041 
04054 000000 0 
04055 00C001 1 
04056 000000 0 
04057 000201 201 
04060 000000 0 
04061 00000! I 
04062 000000 0 
04063 001001 1001 
84 
1 
IBEGIN SHORT WASH 
85 
04064 000000 0 
04065 000001 1 
04066 000000 0 
04067 000201 201 
04070 000000 0 
04071 000001 1 
04072 000000 0 
04073 001101 1101 
04074 000000 0 
04075 041101 41101 
04076 000000 0. 
04077 001101 1101 
04100 000000 0 
04101 041101 41101 
04102 000000 0 
04103 001101 1101 
04104 000000 0 
04105 041101 41101 
04106 000000 0 . 
04107 001101 1101 
04110 000000 0 
04111 000001 1 
04112 000000 0 
04113 000004 4 
04114 000000 0 
04115 040004 40004 
04116 000000 0 
04117 000004 4 
04120 000000 0 
04121 001044 1044 
04122 000000 0 
04123 003044 3044 
04124 000000 0 
04125 001044 1044 
04126 000000 0 
04127 005044 5044 
04130 000000 0 
04131 004004 4004 
04132 000000 0 
04133 004204 4204 
04134 000000 0 
04135 004004 4004 
04136 000000 0 
04137 000004 4 
04140 000000 0 
04141 020004 20004 
04142 000000 0 
04143 021004 21004 
04144 000000 0 
04145 020004 20004 
04146 000000 0 
04147 020204 20204 
04150 000000 0 
04151 020004 20004 
04152 000000 0 
04153 000004 4 
04154 000000 0 
04155 00U04 1104 
04156 000000 0. . 
04157 041104 41104 
04160 000000 0 
04161 001104 1104 
04162 000000 0 
04163 041104 41104 
04164 000000 0. 
04165 001104 1104 
04166 000000 0 
04167 041104 41104 
04170 000000 0 
04171 001104 1104 
04172 000000 0 
04173 000004 4 
04J74 000000 0 
04175 000010 10 
04176 000000 0 
04177 040010 40010 
04200 000000 0 
04201 000010 10 
04202 000000 0 
04203 001050 1050 
04204 000000 0 
04205 013050 13050 
04206 000000 0 
04207 012010 12010 
04210 000000 0 . 
04211 012210 12210 
04212 000000 0 
04213 012010 12010 
04214 000000 0 
04215 000010 10 
04216 000000 0 . 
04217 001010 1010 
04220 000000 0 
04221 000010 10 
04222 000000 0 
04223 000210 210 
04224 000000 0 
04225 000010 10 
04226 000000 0 
04227 001110 1110 
04230 000000 0 
04231 000010 10 
04232 000000 0. 
04233 000010 10 
04234 000001 I 
04835 000010 10 
04236 000002 2 
04237 040000 40000 
04240 000000 0 
04241 041100 41100 
04242 0G0000 0 
04243 040000 40000 
04244 000000 0 
04245 040200 40200 
04246 000000 0 
04247 040000 40000 
04250 000000 0 
04251 000000 0 
04252 000000 0 





I BEGIN SANITIZE 
87 
04254 000000 0 
04255 000000 0 
04256 000000 0 
04257 000000 0 
04260 000001 1 
04261 000000 0 
04262 000002 2 
000100 .BLK 100 
J UPPER COUNTER LIMITS BUFFER 
04363 000000 ULBl 0 J BEGIN HEAVY FABRIC 
04364 002000 2000 
04365 000000 0 
04366 000100 100 
04367 000000 0 
04370 000065 65 
04371 000000 0 
04372 001000 1000 
04373 000000 0 
04374 000035 35 
04375 000001 1 
04376 050000 50000 
04377 000002 2 
04400 070000 70000 
04401 000001 1 
04402 050000 50000 
04403 000000 0 
04404 000650 650 
04405 000000 0 
04406 003500 3500 
04407 000000 0 
04410 000020 20 
04411 000000 0 
04412 000700 700 
044J3 000000 0 
04414 000025 25 
04415 000001 1 
044J6 035000 35000 
04417 000000 0 
04420 000650 650 
04421 000000 0 
04422 003000 3000 
04423 000000 0 
04424 000010 10 
04425 000000 0 
04426 000750 750 
04427 000000 0 
0443(3 050000 50000 
04431 000000 0. 
04432 011000 11000 
04433 000000 0 
04434 050000 50000 
04435 009000 0 
04436 011000 11000 
04437 000000 0 
04440 050000 50000 
04441 000000 0 
04442 011000 11000 
04443 000002 2 
044'lA 065000 65000 
04445 000000 0 
04446 001000 1000 
04447 000000 0 
04450 000100 100 
04451 000000 0 
04452 000100 100 
04453 000000 0 
04454 001000 1000 
04455 000000 0 
04456 000050 50 
04457 000001 1 
04460 000000 0 
04461 000000 0 
04462 001000 1000 
04463 000000 0 
04464 003000 3000 
04465 000000 0 
04466 000020 20 
04467 000000 0 
04470 001000 1000 
04471 000001 1 
04472 070000 70000 
04473 000000 0 
04474 001000 1000 
04475 000000 0 
04476 003000 3000 
04477 000000 0 
04500 001000 1000 
04501 000000 0 
04502 040000 40000 
04503 000000 0 
04504 012000 12000 
04505 000000 0 
04506 060000 60000 
04507 000000 0 
04510 012000 12000 
04511 000000 0 
04512 060000 60000 
04513 000000 0 
04514 012000 12000 
04515 000002 a 
04516 130000 130000 
04517 000000 0 
04520 003000 3000 
04521 000000 0 
04522 004000 4000 
04523 000000 0 
04524 000300 300 
04525 000000 0 
04526 000100 100 
04527 000000 0 
04530 000150 150 
04531 000000 0 
04532 001200 1200 
04533 000001 I 
04534 170000 170000 
04535 000000 0 
04536 000700 700 
04537 000000 0 
04540 004000 4000 
04541 000000 0 
89 
04546 001000 1000 
04543 000001 1 
04544 040000 40000 
04545 000000 0 
04546 000700 700 
04547 R00000 0 
04550 003500 3500 
04551 000000 0 
04552 001000 1000 
04553 000030 0 
04554 043000 43000 
04555 000G00 0. 
04556 011000 11000 
04557 000000 0 
04560 043000 43000 
04561 000000 0 
04562 011000 11000 
04563 000000 0 
04564 043000 43000 
04565 000000 0 
04566 011000 11000 
04567 000001 1 
04570 100000 100000 
04571 000000 0 
04572 001000 1000 
04573 000000 0 
04574 000070 70 
04575 000000 0. 
04576 000110 110 
04577 000000 0 
04600 001100 1100 
04601 000000 0 
04602 000050 50 
04603 000001 1 
04604 030000 30000 
04605 000002 2 
04606 060000 60000 
04607 000001 1 
04610 030000 30000 
04611 000000 0 
04612 000650 650 
04613 000000 0 
04614 003500 3500 
04615 000000 0 
04616 000020 20 
04617 000000 0 
04620 000700 700 
04621 000000 0 
04622 000025 25 
04623 000001 I 
04624 035003 35000 
04625 000000 0 
04626 000650 650 
04627 000000 0 
04630 003000 3000 
04631 000000 B 
04632 000010 10 
04633 000000 0 
04634 000750 750 
04635 000000 0 
04636 045000 45000 
04637 000000 0 
04640 010000 10000 
04641 000000 0 
04642 040000 40000 
04643 000000 0. 
04644 011000 11000 
04645 000000 0 
04646 050000 50000 
04647 G00000 0 
04650 011000 11000 
04651 000000 0 
04652 000100 100 
04653 000000 0 
04654 001000 1000 
04655 000000 0 
04656 000070 70 
04657 000000 0 
04660 000100 100 
04661 000000 0 . 
04662 001000 1000 
04663 000000 0 
04664 000050 50 
04665 000001 1 
04666 000000 0 
04667 000000 0 
04670 000700 700 
04671 000000 0 
04672 003200 3200 
04673 000000 0 
04674 000015 15 
04675 000000 0 
04676 001000 1000 
04677 000001 1 
04700 050000 50000 
04701 000000 0 
04702 000700 700 
04703 000000 0 
04704 003200 3200 
04705 000000 0 
04706 001000 1000 
04707 000001 1 
04710 160000 160000 
04711 000000 0 
04712 002500 2500 
04713 000000 0 
04714 004000 4000 
04715 000000 0 
04716 000200 200 
04717 000000 0 
04720 000020 20 
04721 000000 0 
04722 130000 130000 
04723 000000 0 
04724 001000 1000 
04725 000000 0 
04726 003500 3500 
04727 000000 0 
04730 000030 30 
04731 000000 0 
91 
04732 001000 1000 
04733 000000 0 
04734 070000 70000 
04735 000000 0 
04736 001000 1000 
04737 000000 0 
04740 004000 4000 
000100 .BLK 100 
JLOWER COUNTER LIMITS BUFFER 
05041 000000 LLB: 0 ;BEGIN HEAVY FABRIC 
05042 000700 700 
05043 000000 0 
05044 000065 65 
05045 000000 0 
05046 0C0045 45 
05047 000000 0 
05050 000600 600 
05051 000000 0 
05052 000015 15 
05053 000001 1 
05054 010000 10000 
05055 000002 2 
05056 030000 30000 
05057 000001 1 
05060 010000 10000 
05061 000000 0 
05062 000500 500 
05063 000000 0 
05064 002000 2000 
05065 000000 0 
05066 000000 0 
05067 000000 0 
05070 000550 550 
05071 000000 0 
05072 000005 5 
05073 000001 1 
05074 010000 10000 
05075 000000 0 
05076 000500 500 
05077 000000 0 
05100 002000 2000 
05101 000000 0 
05102 000000 0 
05103 000000 0 
05104 000600 600 
05105 000000 0 
05106 030000 30000 
05107 000000 0 
05110 007000 7000 
05111 000000 0 
05112 030000 30000 
05113 000000 0 
05114 007000 7000 
05U5 000000 0 . 
05116 030000 30000 
05117 000000 0 
05120 0070P0 7000 
05121 000002 8 
05122 030000 30000 
05123 000000 0 
05124 000500 500 
05125 000000 0 
05 J.26 000030 30 
05127 000000 0 
05130 000030 30 
05131 000000 0 
05132 000500 500 






















































































































































































I BEGIN SHORT WASH 
94 
05230 000400 400 
05231 000000 0 
05232 025000 25000 
05233 000000 0 
05234 006000 6000 
05235 000000 0 
05236 025000 25000 
05237 000000 0 
05240 006000 6000 
05241 000000 0 
05242 025000 25000 
05243 000000 0 
05244 006000 6000 
05245 000001 1 
05246 045000 45000 
05247 000000 0 
05250 000400 400 
05251 000000 0 
05252 000015 15 
05253 000000 0 
05254 000050 50 
05255 000000 0 
05256 000400 400 
05257 000000 0 
05260 000015 15 
05261 000001 1 
05262 017000 17000 
05263 000002 2 
05264 025000 25000 
05265 000001 1 
05266 010000 10000 
05267 000000 0 
05270 000500 500 
05271 000000 0 
05272 002000 2000 
05273 000000 0 
05274 000000 0 
05275 000000 0 
05276 000550 550 
05277 000000 0 
05300 000005 5 
05301 000001 1 
05302 010000 10000 
05303 000000 0 
05304 000500 500 
05305 000000 0 
05306 002000 2000 
05307 000000 0 
05310 030000 0 
05311 000000 0 
05312 000600 600 
05313 000000 0 
05314 025000 25000 
05315 000000 0 
05316 006000 6000 
05317 0H0000 0 
05320 025000 25000 
05321 000000 0 
05322 006000 6000 
05323 000000 0 
95 
05324 025000 25000 
05325 000000 0 
05326 006000 6000 
05327 000000 0 
05330 000040 40 
05331 000000 0 
05332 000400 400 
05333 000000 0 
05334 000020 20 
05335 000000 0 
05336 000040 40 
05337 000000 0 
05340 000400 400 
05341 000000 0 
05342 000015 15 
05343 000000 0 
05344 140000 140000 
05345 000000 0 
05346 000300 300 
05347 000000 0 
05350 002000 £000 
05351 000000 0 
05352 000000 a 
05353 000000 a 
05354 000400 400 
05355 000001 I 
05356 010000 10000 
05357 000000 0 
05360 000300 300 
05361 000000 0 
05362 002000 2000 
05363 000000 0 
05364 000400 400 
05365 000001 1 
05366 120000 120000 
05367 000000 0 
05370 001000 1000 
05371 000000 0 
05372 001000 1000 
05373 090000 0 
05374 000040 40 
05375 000000 0 
05376 000000 0 
05377 000000 0 
05400 070000 70000 
05401 000000 0 
05402 0f50400 400 
05403 000000 0 
05404 002000 2000 
05405 000000 0 
05406 000005 5 
05407 000000 0 
05410 000400 400 
05411 000000 0 
05412 030000 30000 
05413 000000 0 
05414 000400 400 . 
05415 000000 0 
05416 001500 1500 
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